戻る / Previous page

  • In Stock

Series : Series in Computer Science

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures
Author
Dunn, Ian N./ Meyer, Gerard G. L. 
Publisher
Kluwer Academic Publishers 
Publication Date
May, 2003 
ISBN
0306477432 or 9780306477430
HARDCOVER 
108 Pages
出版済 弊社に在庫ございます。
In Stock

¥ 18,531 (tax included)

Description

Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents three case studies requiring various degrees of optimization for parallel execution.

送料無料にてお届け

ご注文商品は海外からのお取り寄せのため,納期は3~5週間程頂きます。入荷の遅延,出版延期など納期に遅れが見込まれる場合はメールにてお知らせ致します

公費/校費/社費でのお支払い

ご注文の際,お支払方法を選択して頂く画面が表示されますので,「公費/校費/社費」をお選び頂き必要書類をご指定下さい。公費/校費/社費の場合でも、HP掲載価格で承ります。

書籍が見つからない場合

お問い合わせメールより書籍のタイトルや ISBNなど、お手持ちの情報をお知らせ下さい。お見積り、ご注文を承ります。

SSL グローバルサインのサイトシール